View HD74LV595A_5754827.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HD74LV595A 8-bit shift registers with 3-state outputs ade-205-281 (z) 1st edition april 1999 description this device each contains an 8-bit serial-in, parallel-out shift registers that feeds an 8-bit d-type storage register. the storage register has parallel 3-state outputs. separate clocks are provided for both the shift register anf the storage register. the shift register has a direct-overriding clear, serial input, and serial output pins for cascading. both the shift register anf the storage register clocks are positive-edge triggered. if the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register. low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life. features v cc = 2.0 v to 5.5 v operation all inputs v ih (max.) = 5.5 v (@v cc = 0 v to 5.5 v) all outputs v o (max.) = 5.5 v (@v cc = 0 v) typical v ol ground bounce < 0.8 v (@v cc = 3.3 v, ta = 25 c) typical v oh undershoot > 2.3 v (@v cc = 3.3 v, ta = 25 c) output current 6 ma (@v cc = 3.0 v to 3.6 v), 12 ma (@v cc = 4.5 v to 5.5 v)
HD74LV595A 2 function table inputs ser srclk srclr rclk g function x xxxh force outputs into high-impedance state x xxxl enable paralle output x x l x x reset shift register l - h x x shift data into shift register h - h x x shift data into shift register x h x x shift register remains unchanged xxx - x transfer shift register contents to latch register xxx x latch register remains unchanged note: h: high level l: low level x: immaterial - : low to high transition : high to low transition
HD74LV595A 3 pin arrangement 13 14 11 12 15 16 9 10 v cc q a ser g rclk srclk 1 2 3 4 5 6 7 8 q b q c q d q e q f q g q h gnd srclr q h' (top view)
HD74LV595A 4 absolute maximum ratings item symbol ratings unit conditions supply voltage range v cc ?.5 to 7.0 v input voltage range* 1 v i ?.5 to 7.0 v output voltage range* 1, 2 v o ?.5 to v cc + 0.5 v output: h or l ?.5 to 7.0 output: z or v cc : off input clamp current i ik ?0 ma v i < 0 output clamp current i ok 50 ma v o < 0 or v o > v cc continuous output current i o 25 ma v o = 0 to v cc continuous current through v cc or gnd i cc or i gnd 70 ma maximum power dissipation at ta = 25 c (in still air)* 3 p t 785 mw sop 500 tssop storage temperature tstg ?5 to 150 c notes: the absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. the input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. this value is limited to 5.5 v maximum. 3. the maximum package power dissipation was calculated using a junction temperature of 150 c.
HD74LV595A 5 recommended operating conditions item symbol min max unit conditions supply voltage range v cc 2.0 5.5 v input voltage range v i 0 5.5 v output voltage range v o 0v cc v h or l 0 5.5 high impedance state output current i oh ?0 m av cc = 2.0 v 2 mav cc = 2.3 to 2.7 v 6 v cc = 3.0 to 3.6 v ?2 v cc = 4.5 to 5.5 v i ol ?0 m av cc = 2.0 v 2 ma v cc = 2.3 to 2.7 v ? v cc = 3.0 to 3.6 v ?2 v cc = 4.5 to 5.5 v input transition rise or fall rate d t / d v 0 200 ns/v v cc = 2.3 to 2.7 v 0 100 v cc = 3.0 to 3.6 v 020 v cc = 4.5 to 5.5 v operating free-air temperature ta ?0 85 c note: unused or floating inputs must be held high or low.
HD74LV595A 6 logic diagram g rclk (13) (12) (10) (11) (14) (15) srclr srclk ser 1d r c1 3r 3s c3 2r 2s r c2 3r 3s c3 2r 2s r c2 3r 3s c3 2r 2s r c2 3r 3s c3 2r 2s r c2 3r 3s c3 2r 2s r c2 3r 3s c3 2r 2s r c2 3r 3s c3 2r 2s r c2 3r 3s c3 q a (1) q b (2) q c (3) q d (4) q e (5) q f (6) q g (7) q h (9) q h '
HD74LV595A 7 timing diagram srclk ser rclk q a q b q c q d q e q f q g q h q h' srclr g high impedance clear shift
HD74LV595A 8 dc electrical characteristics ta = ?0 to 85 c item symbol v cc (v)* min typ max unit test conditions input voltage v ih 2.0 1.5 v 2.3 to 2.7 v cc 0.7 3.0 to 3.6 v cc 0.7 4.5 to 5.5 v cc 0.7 v il 2.0 0.5 2.3 to 2.7 v cc 0.3 3.0 to 3.6 v cc 0.3 4.5 to 5.5 v cc 0.3 output voltage v oh min to max v cc ?0.1 v i oh = ?0 m a 2.3 2.0 i oh = ? ma 3.0 2.48 i oh = ? ma 4.5 3.8 i oh = ?2 ma v ol min to max 0.1 i ol = 50 m a 2.3 0.4 i ol = 2 ma 3.0 0.44 i ol = 6 ma 4.5 0.55 i ol = 12 ma input current i in 0 to 5.5 1 m av in = 5.5 v or gnd off-state output current i oz 5.5 5 m av o = v cc or gnd quiescent supply current i cc 5.5 20 m av in = v cc or gnd, i o = 0 output leakage current i off 0 5 m av i or v o = 0 to 5.5 v input capacitance c in 3.3 3.5 pf v i = v cc or gnd note: for conditions shown as min or max, use the appropriate values under recommended operating conditions.
HD74LV595A 9 switching characteristics v cc = 2.5 0.2 v ta = 25 c ta = ?0 to 85 c item symbol min typ max min max unit test conditions from (input) to (output) maximum f max 65 80 45 mhz c l = 15 pf clock frequency 60 70 40 c l = 50 pf propagation t plh /t phl 11.6 16.4 1.0 19.5 ns c l = 15 pf srclk q h ' delay time 14.8 19.4 1.0 22.5 c l = 50 pf 10.5 15.3 1.0 18.0 c l = 15 pf rclk q a ?q h 13.7 18.3 1.0 21.0 c l = 50 pf t phl 11.2 16.2 1.0 18.2 c l = 15 pf srclk q h ' 14.4 19.2 1.0 21.2 c l = 50 pf enable time t zh 10.3 14.8 1.0 17.5 ns c l = 15 pf g q a ?q h t zl 12.2 17.7 1.0 20.5 c l = 50 pf disable time t hz 7.6 11.5 1.0 13.5 ns c l = 15 pf t lz 14.4 18.2 1.0 19.2 c l = 50 pf setup time t su 5.5 5.5 ns ser before srclk - 10.0 10.5 srclk - before rclk - 10.0 11.0 srclr low before rclk - 5.0 5.0 srclr high (inactive) before srclk - hold time t h 2.0 2.0 ns ser after srclk - 0.5 0.5 srclk - after rclk - 0.5 0.5 srclr low after rclk - pulse width t w 7.0 7.5 ns rclk high or low 7.0 7.5 srclk high or low 6.0 6.5 srclr low
HD74LV595A 10 v cc = 3.3 0.3 v ta = 25 c ta = ?0 to 85 c item symbol min typ max min max unit test conditions from (input) to (output) maximum f max 80 150 70 mhz c l = 15 pf clock frequency 55 130 50 c l = 50 pf propagation t plh /t phl 8.8 13.0 1.0 15.0 ns c l = 15 pf srclk q h ' delay time 11.3 16.5 1.0 18.5 c l = 50 pf 7.7 11.9 1.0 13.5 c l = 15 pf rclk q a ?q h 10.2 15.4 1.0 17.0 c l = 50 pf t phl 8.4 12.8 1.0 13.7 c l = 15 pf srclk q h ' 10.9 16.3 1.0 17.2 c l = 50 pf enable time t zh 7.5 11.5 1.0 13.5 ns c l = 15 pf g q a ?q h t zl 9.0 15.0 1.0 17.0 c l = 50 pf disable time t hz 5.9 11.7 1.0 13.5 ns c l = 15 pf t lz 12.1 15.7 1.0 16.2 c l = 50 pf setup time t su 3.5 3.5 ns ser before srclk - 8.0 8.5 srclk - before rclk - 8.0 9.0 srclr low before rclk - 3.0 3.0 srclr high (inactive) before srclk - hold time t h 1.5 1.5 ns ser after srclk - 0.0 0.0 srclk - after rclk - 0.0 0.0 srclr low after rclk - pulse width t w 5.0 5.0 ns rclk high or low 5.0 5.0 srclk high or low 5.0 5.0 srclr low
HD74LV595A 11 switching characteristics (cont) v cc = 5.0 0.5 v ta = 25 c ta = ?0 to 85 c item symbol min typ max min max unit test conditions from (input) to (output) maximum f max 135 185 115 mhz c l = 15 pf clock frequency 95 155 85 c l = 50 pf propagation t plh /t phl 6.2 8.2 1.0 9.4 ns c l = 15 pf srclk q h ' delay time 7.7 10.2 1.0 11.4 c l = 50 pf 5.4 7.4 1.0 8.5 c l = 15 pf rclk q a ?q h 6.9 9.4 1.0 10.5 c l = 50 pf t phl 5.9 8.0 1.0 9.1 c l = 15 pf srclk q h ' 7.4 10.0 1.0 11.1 c l = 50 pf enable time t zh 4.8 8.6 1.0 10.0 ns c l = 15 pf g q a ?q h t zl 8.3 10.6 1.0 12.0 c l = 50 pf disable time t hz 4.8 8.6 1.0 10.0 ns c l = 15 pf t lz 7.6 11.0 1.0 11.0 c l = 50 pf setup time t su 3.0 3.0 ns ser before srclk - 5.0 5.0 srclk - before rclk - 5.0 5.0 srclr low before rclk - 2.5 2.5 srclr high (inactive) before srclk - hold time t h 2.0 2.0 ns ser after srclk - 0.0 0.0 srclk - after rclk - 0.0 0.0 srclr low after rclk - pulse width t w 5.0 5.0 ns rclk high or low 5.0 5.0 srclk high or low 5.0 5.0 srclr low
HD74LV595A 12 output-skew characteristics c l = 50 pf ta = 25 c ta = ?0 to 85 c item symbol v cc = (v) min max min max unit output skew t sk (o) 2.3 to 2.7 2.0 2.0 ns 3.0 to 3.6 1.5 1.5 4.5 to 5.5 1.0 1.0 note: skew between any outputs of the same package switching in the same direction. this parameter is warranted but not production tested. operating characteristics c l = 50 pf ta = 25 c item symbol v cc = (v) min typ max unit test conditions power dissipation capacitance c pd 3.3 32.7 pf f = 10 mhz 5.0 33.1 noise characteristics c l = 50 pf ta = 25 c item symbol v cc = (v) min typ max unit test conditions quiet output, maximum dynamic v ol v ol (p) 3.3 0.65 0.8 v quiet output, minimum dynamic v ol v ol (v) 3.3 ?.59 ?.8 quiet output, minimum dynamic v oh v oh (v) 3.3 2.84 high-level dynamic input voltage v ih (d) 3.3 2.31 low-level dynamic inout voltage v il (d) 3.3 0.99
HD74LV595A 13 test circuit open gnd c 1 k v cc v cc s2 l output test s2 t / t plh phl open gnd t / t zh hz t / t zl lz note: c includes the probe and jig capacitance. l
HD74LV595A 14 t r t f 90% 90% 10% 10% 50% v cc 50% v cc srclk waveform ?1 waveform ?2 waveform ?3 q h' v cc gnd t w 1/f max t plh t tlh t thl t phl v cc gnd v cc gnd t w 50% v cc 50% v cc 50% v cc srclr srclk q h' t phl t su v cc gnd 50% v cc 50% v cc t plh /t phl rclk q a -q h
HD74LV595A 15 v oh v ol cc 50 % v cc 50 % v t r t f t zl 0 v 0 v v cc v cc t lz t zh t hz 10 % 10 % 90 % 90 % cc 50 % v cc 50 % v g waveform ?a waveform ?4 waveform ?5 waveform ?6 waveform ?b v ?0.3 v oh v + 0.3 v ol 50% v cc 50% v cc v cc gnd v cc gnd ser srclk valid t su t h v cc gnd v cc gnd srclk rclk 50% v cc 50% v cc t w t su 1. input waveform: prr 1 mhz, zo = 50 , t 3 ns, t 3 ns 2. waveform-a is for an output with internal conditions such that the output is low except when disabled by the output control. 3. waveform-b is for an output with internal conditions such that the output is high except when disabled by the output control. 4. the output are measured one at a time with one transition per measurement. notes:
HD74LV595A 16 package dimensions hitachi code jedec eiaj weight (reference value) fp-16da conforms 0.24 g 0.22 0.05 0.42 0.08 0.12 0.15 m 2.20 max 5.5 10.06 0.80 max 16 9 1 8 10.5 max + 0.20 ?0.30 7.80 0.70 0.20 0 ?8 0.10 0.10 1.15 1.27 0.40 0.06 0.20 0.04 dimension including the plating thickness base material dimension
HD74LV595A 17 hitachi code jedec eiaj weight (reference value) fp-16dn conforms conforms 0.15 g unit: mm *dimension including the plating thickness base material dimension 1.27 16 9 1 8 0.15 0.25 m 1.75 max 3.95 *0.22 0.03 9.9 0 ?8 10.3 max + 0.10 ?0.30 6.10 + 0.67 ?0.20 0.60 + 0.11 ?0.04 0.14 *0.42 0.08 0.635 max 0.40 0.06 0.20 0.03 1.08
HD74LV595A 18 0.50 0.10 0 ?8 0.17 0.05 6.40 0.20 0.10 1.10 max 0.13 m 0.65 18 16 9 4.40 5.0 5.3 max 0.07 +0.03 ?.04 0.65 max 1.0 hitachi code jedec eiaj weight (reference value) ttp-16da 0.05 g 0.20 0.06 + 0.08 ?0.07 0.22 0.15 0.04 dimension including the plating thickness base material dimension
HD74LV595A 19 cautions 1. hitachi neither warrants nor grants licenses of any rights of hitachi? or any third party? patent, copyright, trademark, or other intellectual property rights for information contained in this document. hitachi bears no responsibility for problems that may arise with third party? rights, including intellectual property rights, in connection with use of the information contained in this document. 2. products and product specifications may be subject to change without notice. confirm that you have received the latest product standards or specifications before final design, purchase or use. 3. hitachi makes every attempt to ensure that its products are of high quality and reliability. however, contact hitachi? sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support. 4. design your application so that the product is used within the ranges guaranteed by hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safe devices, so that the equipment incorporating the hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the hitachi product. 5. this product is not designed to be radiation resistant. 6. no one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from hitachi. 7. contact hitachi? sales office for any questions regarding this document or hitachi semiconductor products. hitachi, ltd. semiconductor & integrated circuits. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan tel: tokyo (03) 3270-2111 fax: (03) 3270-5109 copyright ?hitachi, ltd., 1998. all rights reserved. printed in japan. hitachi asia pte. ltd. 16 collyer quay #20-00 hitachi tower singapore 049318 tel: 535-2100 fax: 535-1533 url northamerica : http:semiconductor.hitachi.com/ europe : http://www.hitachi-eu.com/hel/ecg asia (singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm asia (taiwan) : http://www.hitachi.com.tw/e/product/sicd_frame.htm asia (hongkong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm japan : http://www.hitachi.co.jp/sicd/indx.htm hitachi asia ltd. taipei branch office 3f, hung kuo building. no.167, tun-hwa north road, taipei (105) tel: <886> (2) 2718-3666 fax: <886> (2) 2718-8180 hitachi asia (hong kong) ltd. group iii (electronic components) 7/f., north tower, world finance centre, harbour city, canton road, tsim sha tsui, kowloon, hong kong tel: <852> (2) 735 9218 fax: <852> (2) 730 0281 telex: 40815 hitec hx hitachi europe ltd. electronic components group. whitebrook park lower cookham road maidenhead berkshire sl6 8ya, united kingdom tel: <44> (1628) 585000 fax: <44> (1628) 778322 hitachi europe gmbh electronic components group dornacher stra? 3 d-85622 feldkirchen, munich germany tel: <49> (89) 9 9180-0 fax: <49> (89) 9 29 30 00 hitachi semiconductor (america) inc. 179 east tasman drive, san jose,ca 95134 tel: <1> (408) 433-1990 fax: <1>(408) 433-0223 for further information write to:

▲Up To Search▲

Price & Availability of HD74LV595A

	To Download HD74LV595A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .